pavel/omdazz_WS2812b
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

added led_mask

Browse Source
This commit is contained in:
pavel 2026-08-07 20:24:04 +03:00
parent 6c8f8e7531
commit cd96a065b8
3 changed files with 12 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
omdazz_WS2812b.v
View File

@ -1,7 +1,8 @@
module omdazz_WS2812b #(
parameter integer WS2812_NUM = 10 - 1,
parameter integer WS2812_WIDTH = 24,
parameter integer CLK_FRE = 50_000_000
parameter integer CLK_FRE = 50_000_000,
parameter [WS2812_NUM:0] LED_MASK
)(
input wire CLOCK_50,
output reg WS2812
@ -27,6 +28,10 @@ reg [ 8:0] data_send = 0; // amount of data words sent // increase it for larg
reg [31:0] clk_count = 0; // delay control
reg [23:0] WS2812_data = 24'd1; // WS2812 color data
wire send_bit;
assign send_bit = WS2812_data[bit_send] & LED_MASK[data_send];
//assign send_bit = (data_send == 0) ? WS2812_data[bit_send] : 1'b0;
always@(posedge CLOCK_50)
case (state)
RESET:begin
@ -59,7 +64,7 @@ always@(posedge CLOCK_50)
BIT_SEND_HIGH:begin
WS2812 <= 1;
if (WS2812_data[bit_send])
if (send_bit)
if (clk_count < DELAY_1_HIGH)
clk_count <= clk_count + 1;
else begin
@ -78,7 +83,7 @@ always@(posedge CLOCK_50)
BIT_SEND_LOW:begin
WS2812 <= 0;
if (WS2812_data[bit_send])
if (send_bit)
if (clk_count < DELAY_1_LOW)
clk_count <= clk_count + 1;
else begin

2
output_file.map
View File

@ -6,6 +6,6 @@ Page_0 0x00000000 0x00059D8A
Notes:
- Data checksum for this conversion is 0x1A5EBC7A
- Data checksum for this conversion is 0x1A5DDC5D
- All the addresses in this file are byte addresses

5
top.v
View File

@ -1,4 +1,4 @@
//top module
module top(
input wire CLOCK_50,
input wire [4:4] D_INP,
@ -7,7 +7,8 @@ module top(
omdazz_WS2812b #(
.WS2812_NUM(10 - 1),
.CLK_FRE(50_000_000)
.CLK_FRE(50_000_000),
.LED_MASK(10'b11_1111_1111) // LED0 и LED2
) u_ws2812 (
.CLOCK_50(CLOCK_50),
.WS2812 (WS2812_OUT)