chapter1 #1
3822
TechMaps/Ch1/Ch1_single_port_ram_single_clk_v2.pdf
Normal file
3822
TechMaps/Ch1/Ch1_single_port_ram_single_clk_v2.pdf
Normal file
File diff suppressed because it is too large
Load Diff
@ -1,4 +1,4 @@
|
||||
//single_port_ram_single_clk
|
||||
//single_port_ram_single_clk_v2
|
||||
module chapter1
|
||||
#(parameter DATA_WIDTH=8, parameter ADDR_WIDTH=5)
|
||||
(input clk, we,
|
||||
@ -13,6 +13,7 @@ module chapter1
|
||||
begin
|
||||
if (we)
|
||||
ram[address] <= data_in; //write
|
||||
data_out <= ram[address]; //read
|
||||
else
|
||||
data_out <= ram[address]; //read
|
||||
end
|
||||
endmodule
|
||||
Loading…
Reference in New Issue
Block a user