pavel/fblocks_Soloviev
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
7 Commits 3 Branches 0 Tags 19 MiB
Verilog 81.4%
Tcl 18.6%
master
Go to file
pavel 6bf41a0d59 Merge pull request 'chapter1' (#1) from chapter1 into master 
Reviewed-on: #1
2026-07-11 00:28:57 +03:00
.idea added files 2026-07-10 23:39:28 +03:00
books added files 2026-07-10 23:39:28 +03:00
esphome added files 2026-07-10 23:39:28 +03:00
TechMaps/Ch1 changed chapter1.v 2026-07-11 00:05:38 +03:00
.gitignore Initial commit 2026-07-10 23:24:31 +03:00
chapter1.v changed chapter1.v 2026-07-11 00:05:38 +03:00
fblocks.qpf added files 2026-07-10 23:39:28 +03:00
fblocks.qsf changed output_file.cof 2026-07-11 00:00:29 +03:00
fblocks.sdc added files 2026-07-10 23:39:28 +03:00
LICENSE Initial commit 2026-07-10 23:24:31 +03:00
output_file.cof changed output_file.cof 2026-07-10 23:58:59 +03:00
output_file.jic added files 2026-07-10 23:39:28 +03:00
output_file.map added files 2026-07-10 23:39:28 +03:00
README.md changed README.md 2026-07-11 00:20:58 +03:00

README.md

fblocks_Soloviev

Этот репозиторий, чтобы изучать книгу Проектирование функциональных блоков встраиваемых систем на FPGA https://www.techbook.ru/book.php?id_book=1138 Для этого использую Altera Cyclone IV OMDAZZ (EP4CE6E22C8N), а данные отправляю на пины с помощью esphome can_pcf8574_bridge.yaml