68 lines
3.4 KiB
Plaintext
68 lines
3.4 KiB
Plaintext
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
|
# Your use of Altera Corporation's design tools, logic functions
|
|
# and other software and tools, and its AMPP partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Altera Program License
|
|
# Subscription Agreement, Altera MegaCore Function License
|
|
# Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Altera and sold by
|
|
# Altera or its authorized distributors. Please refer to the
|
|
# applicable agreement for further details.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Quartus II 64-Bit
|
|
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
|
|
# Date created = 23:43:14 March 05, 2026
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Notes:
|
|
#
|
|
# 1) The default values for assignments are stored in the file:
|
|
# blink_assignment_defaults.qdf
|
|
# If this file doesn't exist, see file:
|
|
# assignment_defaults.qdf
|
|
#
|
|
# 2) Altera recommends that you do not modify this file. This
|
|
# file is updated automatically by the Quartus II software
|
|
# and any changes you make may be lost or overwritten.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
|
|
|
|
set_global_assignment -name FAMILY "Cyclone IV E"
|
|
set_global_assignment -name DEVICE EP4CE6E22C8
|
|
set_global_assignment -name TOP_LEVEL_ENTITY blink
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:43:14 MARCH 05, 2026"
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
|
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
|
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
|
|
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
|
|
set_global_assignment -name VERILOG_FILE blink.v
|
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
|
|
set_location_assignment PIN_23 -to clk
|
|
set_location_assignment PIN_87 -to led
|
|
set_global_assignment -name SDC_FILE blink.sdc
|
|
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
|
|
set_global_assignment -name VERILOG_FILE tb_blink.v
|
|
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
|
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
|
set_location_assignment PIN_7 -to pin
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pin
|
|
set_location_assignment PIN_10 -to pin_10
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pin_10
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top |